Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm Technology
نویسندگان
چکیده
Processor speed largely governed by the multiplier architectures. It is desired to have faster ALU with lower power consumption for portable applications to have good battery life. Hence, there is need to address different multiplier architectures. In this paper, the analysis of 4-bit multiplier using a Vedic Mathematics (Urdhva Tiryagbhyam sutra) and conventional multiplier with two different adders has been realized using carry look ahead adder and ripple carry adder. Comparative study of multipliers is done for low power requirement and high speed. The main purpose of the paper is to investigate the better adder and multiplication technique. It is observed that the conventional multiplier with CLA adder is more stable and power efficient. Conventional multiplier with CLA adder is having 117 % less energy delay product than Vedic with RCA adder, 62.0 % less than CLA based Vedic multiplier and 30.7 % less than conventional multiplier with RCA adder at supply voltage 0.9 V. Conventional multiplier with CLA adder is good over RCA adder based multiplier
منابع مشابه
Design and Analysis of Low Power Multipliers and 4:2 Compressor Using Adiabatic Logic
For high speed applications, a huge number of adders or compressors are to be used in multiplications to perform the partial product addition. In this paper a new approach of reducing power for a given system is developed that is adiabatic logic. The Array multiplier, Vedic 4x4 multiplier and 8x8 multiplier are designed using energy recovery logic in the inverter. The number of adders is reduce...
متن کاملVHDL Implementation of Fast Multiplier based on Vedic Mathematic using Modified Square Root Carry Select Adder
In this paper, a novel technique for multiplication is presented using Vedic multiplier. Vedic multiplier uses adders and hence making fast adder will increase the overall speed for multiplication. We have done comparative analysis for multiplication using different architectures of adder. For comparison we have taken Carry Select Adder (CSA), Square Root Carry Select Adder (SQRT-CSA). We have ...
متن کاملEfficient Multiplication Carry-Save on-The Fly Correction with Advanced Vedic and Baugh-Wooley Methodologies
The main objective of the proposed work is implementing the 32 bit Vedic and Baugh-Wooley multiplication operation with Carry-Save methodology to reduce the average time and delay of operations. This system contain a high speed low power digital multiplier by using advantage of Vedic multiplication algorithms with a very efficient leakage control technique called multiple channel conventional m...
متن کاملImplementation and Comparison of Vedic Multiplier using Area Efficient CSLA Architectures
In the design of Integrated circuits, area plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is a fast adder used in many dataprocessing processors for performing fast arithmetic functions. From the structure of the CSLA, the scope is reducing the area of CSLA based on the efficient gate-level modification. In this paper 4 bit, 8 bit, 16 bit, ...
متن کاملArea Efficient Low Power Vedic Multiplier Design Using GDI Technique
Multipliers consume maximum amount of power during the partial product addition. For higher order multiplication, a huge number of adders are used to perform the partial product addition. Using compressor adders, that can add four, five , six or seven bits at a time, the number of full adders and half adders can be reduced and thus area and power consumed also gets reduced. These compressor add...
متن کامل